

# N-Channel Enhancement-Mode Vertical DMOS FET

#### **Features**

- Low threshold (2.0V max.)
- High input impedance
- Low input capacitance (125pF max.)
- Fast switching speeds
- Low on-resistance
- ► Free from secondary breakdown
- Low input and output leakage

#### **Applications**

- ▶ Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog and Telecom switches
- General purpose line drivers

#### **Ordering Information**

Part Number	Package Options	Packing
TN2540N3-G	TO-92	1000/Bag
TN2540N3-G P002	TO-92	2000/Reel
TN2540N3-G P003	TO-92	2000/Reel
TN2540N3-G P005	TO-92	2000/Reel
TN2540N3-G P013	TO-92	2000/Reel
TN2540N3-G P014	TO-92	2000/Reel
TN2540N8-G	TO-243AA (SOT-89)	2000/Reel

<sup>-</sup>G denotes a lead (Pb)-free / RoHS compliant package

Refer to 'P0xx' Tape & Reel Specs for P002, P003, P005, P013, and P014 TO-92 Taping Specifications and Winding Styles

Contact factory for Wafer / Die availablity.

Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.

#### **Absolute Maximum Ratings**

Parameter	Value
Drain-to-source voltage	BV <sub>DSS</sub>
Drain-to-gate voltage	$BV_{DGS}$
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

### **Typical Thermal Resistance**

Package	$\boldsymbol{\theta}_{j_a}$
TO-92	132°C/W
TO-243AA (SOT-89)	133°C/W*

<sup>\*</sup> Mounted on FR5 Board, 25mm x 25mm x 1.57mm

#### **General Description**


This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### **Product Summary**

BV <sub>DSS</sub> /BV <sub>DGS</sub>	R <sub>DS(ON)</sub>	l <sub>D(ON)</sub>	V <sub>GS(th)</sub>
	(max)	(min)	(max)
400V	12Ω	1.0A	2.0V


#### **Pin Configuration**



### **Product Marking**



Package may or may not include the following marks: Si or **10-92** 



Package may or may not include the following marks: Si or

TO-243AA (SOT-89)

#### **Thermal Characteristics**

Package	l <sub>D</sub> (continuous)⁺	l <sub>D</sub> (pulsed)	Power Dissipation @T <sub>A</sub> = 25°C	l <sub>DR</sub> †	I <sub>DRM</sub>
TO-92	175mA	2.0A	1.0W	175mA	2.0A
TO-243AA (SOT-89)	260mA	1.8A	1.6W <sup>‡</sup>	260mA	1.8A

#### Notes:

- $\uparrow I_D$  (continuous) is limited by max rated  $T_i$ .
- # Mounted on FR5 Board, 25mm x 25mm x 1.57mm.


# **Electrical Characteristics** (T<sub>A</sub> = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	400	-	-	V	$V_{GS} = 0V, I_{D} = 100 \mu A$
$V_{\rm GS(th)}$	Gate threshold voltage	0.6	-	2.0	V	$V_{GS} = V_{DS}$ , $I_D = 1.0 \text{mA}$
$\Delta V_{\text{GS(th)}}$	Change in V <sub>GS(th)</sub> with temperature	-	-2.5	-4.0	mV/°C	$V_{GS} = V_{DS}$ , $I_{D} = 1.0 \text{mA}$
I <sub>GSS</sub>	Gate body leakage	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
		-	-	10	μA	$V_{GS} = 0V, V_{DS} = Max Rating$
l <sub>DSS</sub>	Zero gate voltage drain current	-	-	1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_{A} = 125$ °C
	On-state drain current	0.3	0.5	-	Α	$V_{GS} = 4.5V, V_{DS} = 25V$
D(ON)	On-state drain current	0.75	1.0	-	A	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 25V
D	Statio drain to course an etate registance	-	8.0	12	Ω	$V_{GS} = 4.5V, I_{D} = 150mA$
R <sub>DS(ON)</sub>	Static drain-to-source on-state resistance	-	8.0	12	1 22	$V_{GS} = 10V, I_{D} = 500mA$
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	-	-	0.75	%/°C	$V_{GS} = 10V, I_{D} = 500mA$
$G_{FS}$	Forward transductance	125	200	-	mmho	$V_{DS} = 25V, I_{D} = 100mA$
C <sub>ISS</sub>	Input capacitance	-	95	125		V <sub>GS</sub> = 0V,
C <sub>oss</sub>	Common source output capacitance	-	20	70	pF	$V_{DS} = 25V$ ,
C <sub>RSS</sub>	Reverse transfer capacitance	-	10	25		f = 1.0MHz
t <sub>d(ON)</sub>	Turn-on delay time	-	-	20		
t <sub>r</sub>	Rise time Turn-off delay time Fall time		-	15		$V_{DD} = 25V,$ $I_{D} = 1.0A,$
t <sub>d(OFF)</sub>			-	25	ns	$R_{GEN} = 25\Omega$
t <sub>f</sub>			-	20		GEN 2012
V <sub>SD</sub>	Diode forward voltage drop	-	-	1.8	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 200mA
t <sub>rr</sub>	Reverse recovery time	-	300	-	ns	$V_{GS} = 0V, I_{SD} = 1.0A$


#### Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

### **Switching Waveforms and Test Circuit**





#### **Typical Performance Curves**



















#### **Typical Performance Curves** (cont.)

















# 3-Lead TO-92 Package Outline (N3)





**Front View** 

**Side View** 



**Bottom View** 

Symbol		Α	b	С	D	E	E1	е	e1	L
Dimensions (inches)	MIN	.170	.014 <sup>†</sup>	.014 <sup>†</sup>	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022 <sup>†</sup>	.022 <sup>†</sup>	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.


Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

<sup>\*</sup> This dimension is not specified in the JEDEC drawing.

<sup>†</sup> This dimension differs from the JEDEC drawing.

# 3-Lead TO-243AA (SOT-89) Package Outline (N8)



Symbo	ol	Α	b	b1	С	D	D1	E	E1	е	e1	Н	L
Dimensions (mm) NON	MIN	1.40	0.44	0.36	0.35	4.40	1.62	2.29	2.00 <sup>†</sup>			3.94	0.73 <sup>†</sup>
	NOM	-	-	-	-	-	-	-	-		3.00 BSC	-	-
	MAX	1.60	0.56	0.48	0.44	4.60	1.83	2.60	2.29			4.25	1.20

JEDEC Registration TO-243, Variation AA, Issue C, July 1986.

Drawings not to scale.

Supertex Doc. #: DSPD-3TO243AAN8, Version F111010.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



<sup>†</sup> This dimension differs from the JEDEC drawing